

# Evaluating the Vulnerabilities of Digital Systems

Prof. Bruce Jacob  
Electrical & Computer Engineering  
University of Maryland



**AFOSR-MURI Annual Review, November 2003 — Chicago IL**

# The Problems

DATA  
↓ ↓ ↓ ↓

CLK  
↓

DATA INPUT/OUTPUT


CLOCK INPUT

GROUND PLANES

ON-CHIP COUPLING

3.3V →

0V →



# The Problems

## DATA INPUT/OUTPUT


- Data corrupted irreparably and silently

CLOCK INPUT

GROUND PLANES

ON-CHIP COUPLING

RF Envelope/Input/Output Voltage



# The Problems


DATA INPUT/OUTPUT

**CLOCK INPUT**

- The Achilles' Heel of synchronous systems

GROUND PLANES

ON-CHIP COUPLING







# The Problems

DATA INPUT/OUTPUT

**CLOCK INPUT**

- The Achilles' Heel of synchronous systems



# The Problems


DATA INPUT/OUTPUT

CLOCK INPUT

**GROUND PLANES**

- Ground bounce effects change timing

ON-CHIP COUPLING



# The Problems


DATA INPUT/OUTPUT

CLOCK INPUT

**GROUND PLANES**

- Ground bounce effects change timing

ON-CHIP COUPLING



# The Problems


DATA INPUT/OUTPUT

CLOCK INPUT


GROUND PLANES

**ON-CHIP COUPLING**

- Direct coupling avoids potential mitigation



Reference waveform showing LVDS signal and receiver output.



Coupled common-mode noise of 0.5V to 1.75V peak-to-peak and resulting clean receiver output.

## Differential Signaling

# The Problems


DATA INPUT/OUTPUT

CLOCK INPUT

GROUND PLANES

**ON-CHIP COUPLING**

- Direct coupling avoids potential mitigation



Clock Tree

# The Problems

DATA INPUT/OUTPUT — **Timing** and **Levels** Matter

CLOCK INPUT — Only **Edges** Matter

GROUND PLANES — **Any Levels** Can Be Problematic

ON-CHIP COUPLING — Need to Quantify



# Recent Work

**DATA INPUT/OUTPUT**

**CLOCK INPUT**

GROUND PLANES

ON-CHIP COUPLING

# Recent Work

Latest chip design  
for Rodgers & Firestone

## DATA INPUT/OUTPUT


- Extremely accurate measurements of ESD

CLOCK INPUT

GROUND PLANES

ON-CHIP COUPLING

Custom-designed on-chip pads  
to accommodate input probes



# Recent Work

8-bit Ripple Counter


DATA INPUT/OUTPUT

**CLOCK INPUT**

- Characterize the susceptibility of CLK

GROUND PLANES

ON-CHIP COUPLING



# Recent Work

## 8-bit Ripple Counter


DATA INPUT/OUTPUT

**CLOCK INPUT**

- Characterize the susceptibility of CLK

GROUND PLANES

ON-CHIP COUPLING





# Recent Work

8-bit Ripple Counter


DATA INPUT/OUTPUT

**CLOCK INPUT**

- Characterize the susceptibility of CLK

GROUND PLANES

ON-CHIP COUPLING



# Recent Work


DATA INPUT/OUTPUT

**CLOCK INPUT**

- Characterize the susceptibility of CLK

GROUND PLANES

ON-CHIP COUPLING





# Recent Work


DATA INPUT/OUTPUT

**CLOCK INPUT**

- Characterize the susceptibility of CLK

GROUND PLANES

ON-CHIP COUPLING



Power/Voltage-vs-Frequency  
(min. to cause transitions)

# Rec




DATA INPUT/OUTPUT

**CLOCK INPUT**

- Characterize the susceptibility of CLK

GROUND PLANES

ON-CHIP COUPLING




# Recent Work


DATA INPUT/OUTPUT

## CLOCK INPUT

- Characterize the susceptibility of CLK



Experimental set-up  
for RF direct injection studies



# Recent Work

DATA INPUT/OUTPUT


**CLOCK INPUT**

- Characterize the susceptibility of CLK

GROUND PLANES

ON-CHIP COUPLING

○ Power Delivered to DUT (dBm)



Power/Voltage-vs-Frequency  
(min. to cause transitions)

# Recent Work

DATA INPUT/OUTPUT


**CLOCK INPUT**

- Characterize the susceptibility of CLK

GROUND PLANES

ON-CHIP COUPLING

RF Envelope/Input/Output Voltage



1 GHz, ~20dBm RF

# Recent Work


DATA INPUT/OUTPUT

**CLOCK INPUT**

- Characterize the susceptibility of CLK

GROUND PLANES

ON-CHIP COUPLING



1 GHz, ~20dBm RF



# Recent Work

DATA INPUT/OUTPUT


**CLOCK INPUT**

- Characterize the susceptibility of CLK

GROUND PLANES



ON-CHIP COUPLING

RF Envelope/Input/Output Voltage




1 GHz, ~20dBm RF

# Recent Work




## CLOCK INPUT

- Verification through SPICE simulation




I. Triggering  
Only by Envelope

# Recent Work




## CLOCK INPUT

- Verification through SPICE simulation




2. Aperiodic  
Triggering

# Recent Work



## CLOCK INPUT

- Verification through SPICE simulation



## 3. Periodic Metastability

# Future Work


## DATA INPUT/OUTPUT

- Measure the sensitivity of test-chip data pins

CLOCK INPUT

GROUND PLANES

ON-CHIP COUPLING





# Future Work


DATA INPUT/OUTPUT

CLOCK INPUT

**GROUND PLANES**

- Characterize levels for incorrect logic

ON-CHIP COUPLING





# Future Work

DATA INPUT/OUTPUT


CLOCK INPUT

**GROUND PLANES**

- Measure RF levels that disrupt comm.

ON-CHIP COUPLING

Experimental PCB to test  
RF disruption of chip-chip signaling



# Future Work


DATA INPUT/OUTPUT

CLOCK INPUT

GROUND PLANES

**ON-CHIP COUPLING**

- Characterize the level of coupling to on-die structures



# Acknowledgments

## **GRAD STUDENTS:**

Cagdas Dirik, Amol Gole, Xuanhua Li,  
Samuel Rodriguez, Hongxia Wang

## **UNDERGRADUATES:**

Kun Lin, Christopher Picardo

## **INVALUABLE AID:**

Todd Firestone and John Rodgers

